DS05-11303-5E

# MEMORY cmos

# 1 M×16 BIT HYPER PAGE MODE DYNAMIC RAM

# MB81V16165B-50/-60/-50L/-60L

### CMOS 1,048,576 × 16 Bit Hyper Page Mode Dynamic RAM

### ■ DESCRIPTION

The Fujitsu MB81V16165B is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 16-bit increments. The MB81V16165B features a "hyper page" mode of operation whereby high-speed random access of up to  $256 \times 16$  bits of data within the same row can be selected. The MB81V16165B DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB8118165B is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.


The MB81V16165B is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and two-layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81V16165B are not critical and all inputs are LVTTL compatible.

### ■ PRODUCT LINE & FEATURES

	Paramete	•	MB81V16165B						
Farameter			-50	-50L	-60	-60L			
RAS Access Time			50 ns	max.	60 ns max.				
Random Cycle Time			84 ns min. 104 ns min.						
Address Access Time			25 ns	max.	30 ns max.				
CAS Access	Time		13 ns	max.	15 ns max.				
Hyper Page N	Node Cycle	Time	20 ns	min.	25 ns min.				
	Operating Current		432 m\	N max.	360 mW max.				
Low Power Dissipation	Standby	LVTTL level	3.6 mW max.	3.6 mW max.	3.6 mW max.	3.6 mW max.			
	Current CMOS level		1.8 mW max.	0.54 mW max.	1.8 mW max.	0.54 mW max.			

- 1,048,576 words × 16 bits organization
- Silicon gate, CMOS, Advanced Stacked Capacitor Cell
- All input and output are LVTTL compatible
- 4,096 refresh cycles every 32.8 ms
- Self refresh function (Low power version)
- Early write or OE controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Hyper Page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance
- Standard and low power versions


### **■ PACKAGE**



### **Package and Ordering Information**

- 42-pin plastic (400mil) SOJ, order as MB81V16165B-xxPJ
- 50-pin plastic (400mil) TSOP(II) with normal bend leads, order as MB81V16165B-xxPFTN and MB81V16165B-xxLPFTN (Low Power)

### ■ PIN ASSIGNMENTS AND DESCRIPTIONS



Designator	Function
A <sub>0</sub> to A <sub>11</sub>	Address inputs row : A <sub>0</sub> to A <sub>11</sub> column : A <sub>0</sub> to A <sub>7</sub> refresh : A <sub>0</sub> to A <sub>11</sub>
RAS	Row address strobe
<u>LCAS</u>	Lower column address strobe
UCAS	Upper column address strobe
WE	Write enable
ŌĒ	Output enable
DQ1 to DQ16	Data Input/Output
Vcc	+3.3 volt power supply
Vss	Circuit ground
N.C.	No connection

### 50-Pin TSOP(II)

A<sub>10</sub> 🗖 16

A₀ **□** 17

A₁ **□** 18

A₂ **□** 19

А₃ 🗖 20

Vcc **□**21

(TOP VIEW) <Normal Bend: FPT-50P-M06>

27 🗖 A<sub>8</sub>


26 🗖 A7


25 🗖 A<sub>6</sub>

24 🗖 A<sub>5</sub>

23 🗖 A<sub>4</sub>

22 🗖 Vss





### **■ FUNCTIONAL TRUTH TABLE**

		Clock Input				Address Input		lı	nput/Out	tput Da	ta		
Operation Mode	RAS	LCVC	UCAS	WE	WE OE	Row	Column	DQ₁ t	o DQ8	DQ <sub>9</sub> t	o DQ <sub>16</sub>	Refresh	Note
	KAS	LCAS	UCAS	VV E		IXOW	Column	Input	Output	Input	Output		
Standby	Н	Н	Н	Χ	Χ	_	_	_	High-Z	_	High-Z	_	
Read Cycle	L	L H L	H L L	Н	L	Valid	Valid	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes*	trcs ≥ trcs (min)
Write Cycle (Early Write)	L	L H L	H L L	L	Х	Valid	Valid	Valid — Valid	High-Z	— Valid Valid	High-Z	Yes*	twcs ≥ twcs (min)
Read-Modify- Write Cycle	L	L H L	H L L	H→L	L→H	Valid	Valid	Valid — Valid	Valid High-Z Valid	— Valid Valid	High-Z Valid Valid	Yes*	
RAS-only Refresh Cycle	L	Н	Н	Х	Х	Valid	Х	_	High-Z	_	High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	L	Х	Х	Х	Х	_	High-Z	_	High-Z	Yes	tcsr ≥ tcsr (min)
Hidden Refresh Cycle	H→L	L H L	H L L	Н→Х	L	Х	Х	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes	Previous data is kept

X: "H" or "L"

#### ■ FUNCTIONAL OPERATION

### ADDRESS INPUTS

Twenty input bits are required to decode any sixteen of 16,777,216 cell addresses in the memory matrix. Since only twelve address bits ( $A_0$  to  $A_{11}$ ) are available, the column and row inputs are separately strobed by  $\overline{LCAS}$  or  $\overline{UCAS}$  and  $\overline{RAS}$  as shown in Figure 1. First, twelve row address bits are input on pins  $A_0$ -through- $A_{11}$  and latched with the row address strobe ( $\overline{RAS}$ ) then, eight column address bits are input and latched with the column address strobe ( $\overline{LCAS}$  or  $\overline{UCAS}$ ). Both row and column addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{LCAS}$  or  $\overline{UCAS}$ , respectively. The address latches are of the flow-through type; thus, address information appearing after  $t_{RAH}$  (min) +  $t_T$  is automatically treated as the column address.

#### WRITE ENABLE

The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated; when WE is High, a read cycle is selected. During the read mode, input data is ignored.

### **DATA INPUTS**

Input data is written into memory in either of three basic ways: an early write cycle, an  $\overline{OE}$  (delayed) write cycle, and a read-modify-write cycle. The falling edge of  $\overline{WE}$  or  $\overline{LCAS}$  /  $\overline{UCAS}$ , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data of DQ<sub>1</sub> to DQ<sub>8</sub> is strobed by  $\overline{LCAS}$  and DQ<sub>9</sub> to DQ<sub>16</sub> is strobed by  $\overline{UCAS}$  and the setup/hold times are referenced to each  $\overline{LCAS}$  and  $\overline{UCAS}$  because  $\overline{WE}$  goes Low before  $\overline{LCAS}$  /  $\overline{UCAS}$ . in a delayed write or a read-modify-write cycle,  $\overline{WE}$  goes Low after  $\overline{LCAS}$  /  $\overline{UCAS}$ ; thus, input data is strobed by  $\overline{WE}$  and all setup/hold times are referenced to the write-enable signal.

<sup>\*:</sup> It is impossible in Hyper Page Mode.

#### **DATA OUTPUTS**

The three-state buffers are LVTTL compatible with a fanout of one TTL load. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions

trac: from the falling edge of RAS when trcb (max) is satisfied.

tcac: from the falling edge of CCAS (for DQ1 to DQ8) UCAS (for DQ9 to DQ16) when tred is greater than tred (max)

taa : from column address input when trad is greater than trad (max), and trcd (max) is satisfied.

toea: from the falling edge of  $\overline{OE}$  when  $\overline{OE}$  is brought Low after trac, tcac, or taa.

toez: from OE inactive.

toff: from CAS inactive while RAS inactive.
toff: from RAS inactive while CAS inactive.
twez: from WE active while CAS inactive.

The data remains valid before either  $\overline{OE}$  is inactive, or both  $\overline{RAS}$  and  $\overline{LCAS}$  (and/or  $\overline{UCAS}$ ) are inactive, or  $\overline{CAS}$  is reactived. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

### HYPER PAGE MODE OPERATION

The hyper page mode operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions,  $\overline{RAS}$  is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (within column address locations), any of  $256 \times 16$  bits can be accessed and, when multiple MB81V16165Bs are used,  $\overline{CAS}$  is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when  $\overline{CAS}$  is inactive until  $\overline{CAS}$  is reactivated.

### ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	VIN, VOUT	-0.5 to +4.6	V
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +4.6	V
Power Dissipation	P□	1.0	W
Short Circuit Output Current	louт	-50 to +50	mA
Operating Temperature	Торе	0 to +70	°C
Storage Temperature	Тѕтс	-55 to +125	°C

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

### ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.
Supply Voltage	*1	Vcc	3.0	3.3	3.6	V	
Supply voltage	1	Vss	0	0	0	V	000 to 17000
Input High Voltage, All Inputs	*1	VIH	2.0	_	Vcc+0.3	V	0°C to +70°C
Input Low Voltage, All Inputs*	*1	VIL	-0.3	_	0.8	V	

<sup>\*:</sup> Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

**WARNING:** Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

### **■ CAPACITANCE**

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$ 

Parameter	Symbol	Max.	Unit
Input Capacitance, Ao to A11	C <sub>IN1</sub>	5	pF
Input Capacitance, RAS, LCAS, UCAS, WE, OE	CIN2	5	pF
Input/Output Capacitance, DQ1 to DQ16	CDQ	7	pF

### **■ DC CHARACTERISTICS**

(At recommended operating conditions unless otherwise noted.) Note 3

						Value		
Parameter	Notes	Symbol	Conditions	Min.	Tvn	Ma	ax.	Unit
				IVIIII.	Тур.	Std power	Low power	
Output High Voltage	*1	Vон	Iон = −2.0 mA	2.4		_	_	V
Output Low Voltage	*1	Vol	IoL = +2.0 mA	_	_	0.4	0.4	V
Input Leakage Current	Input Leakage Current (Any Input)		$\begin{array}{l} 0 \text{ V} \leq V_{\text{IN}} \leq 3.6 \text{ V}; \\ 3.0 \text{ V} \leq V_{\text{CC}} \leq 3.6 \text{ V}; \\ \text{Vss} = 0 \text{ V}; \text{ All other pins} \\ \text{not under test} = 0 \text{ V} \end{array}$	-10	_	10	10	μΑ
Output Leakage Curre	nt	I <sub>DO(L)</sub>	$0 \text{ V} \leq \text{Vout} \leq 3.6 \text{ V};$ $3.0 \text{ V} \leq \text{Vcc} \leq 3.6 \text{ V};$ Data out disabled	-10		10	10	
Operating Current	MB81V16165B -50/50L		RAS & LCAS, UCAS			120	120	
(Average Power Supply Current)	MB81V16165B -60/60L	- Icc1	cycling; trc = min.	_	_	100	100	mA
Standby Current (Power Supply	LVTTL Level	- Icc2	$\overline{RAS} = \overline{LCAS}, \overline{UCAS} = V_{IH}$			1.0	1.0	mA
Current)	CMOS Level	1002	RAS = LCAS, UCAS≥ Vcc –0.2 V			500	150	μΑ
Refresh Current#1	MB81V16165B -50/50L	Lear	LCAS, UCAS = VIH, RAS			120	120	A
(Average Power Supply Current)	MB81V16165B -60/60L	- Іссз	cycling; trc = min.			100	100	mA
Hyper Page Mode ,	MB81V16165B -50/50L	- Icc4	RAS = V <sub>IL</sub> , LCAS, UCAS cycling;	_		120	120	mA.
Current	MB81V16165B -60/60L	1004	thec = min.			100	100	
Refresh Current#2 (Average Power	MB81V16165B -50/50L	- Icc5	RAS cycling; CAS-before-RAS;			120	120	mA
Supply Current)	MB81V16165B -60/60L	1003	trc = min.			100	100	111/4
Battery Backup Current	MB81V16165B -50/60		RAS cycling; $\overline{\text{CAS}}$ -before-RAS; $\text{trc} = 16 \ \mu\text{s}$ $\text{trAS} = \text{min. to } 300 \ \text{ns}$ $\text{V}_{\text{IH}} \ge \text{Vcc} - 0.2 \ \text{V}$ , $\text{V}_{\text{IL}} \le 0.2 \ \text{V}$	_	_	800	_	
(Average Power Supply Current)	MB81V16165B -50L/60L	- Icce	RAS cycling; CAS-before-RAS; $trc = 32 \mu s$ tras = min. to 300 ns $ViH \ge Vcc -0.2 V$ , $ViL \le 0.2 V$	_	_	_	300	μΑ
Refresh Current#3 (Average Power Supply Current)	MB81V16165B -50L/60L	Icc <sub>9</sub>	RAS = V <sub>IL</sub> , CAS = V <sub>IL</sub> Self refresh;	_	_	_	250	μΑ

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol	MB81\ -50	/16165B /50L	MB81V -60	/16165B /60L	Unit
				Min.	Max.	Min.	Max.	
1	Time between Befreeh	Std power	+	_	65.6	_	65.6	mo
1	Time between Refresh	Low power	<b>t</b> ref	_	128	_	128	ms
2	Random Read/Write Cycle Time		<b>t</b> RC	84	_	104	_	ns
3	Read-Modify-Write Cycle Time		<b>t</b> RWC	114	_	138	_	ns
4	Access Time from RAS	*6,9	<b>t</b> rac	_	50	_	60	ns
5	Access Time from CAS	*7,9	tcac	_	13	_	15	ns
6	Column Address Access Time	*8,9	<b>t</b> AA	_	25	_	30	ns
7	Output Hold Time		<b>t</b> on	3	_	3	_	ns
8	Output Hold Time from CAS		tонс	3	_	3	_	ns
9	Output Buffer Turn On Delay Time		ton	0	_	0	_	ns
10	Output Buffer Turn Off Delay Time	*10	toff	_	13	_	15	ns
11	Output Buffer Turn Off Delay Time from RAS	*10	<b>t</b> ofr	_	13	_	15	ns
12	Output Buffer Turn Off Delay Time from WE	*10	twez	_	13	_	15	ns
13	Transition Time		t⊤	1	50	1	50	ns
14	RAS Precharge Time		<b>t</b> RP	30	_	40	_	ns
15	RAS Pulse Width		<b>t</b> RAS	50	100000	60	100000	ns
16	RAS Hold Time		<b>t</b> RSH	13	_	15	_	ns
17	CAS to RAS Precharge Time	*21	<b>t</b> CRP	5	_	5	_	ns
18	RAS to CAS Delay Time	*11,12,22	<b>t</b> RCD	11	37	14	45	ns
19	CAS Pulse Width		<b>t</b> CAH	7	_	10	_	ns
20	CAS Hold Time		<b>t</b> csH	38	_	40	_	ns
21	CAS Precharge Time (Normal)	*19	<b>t</b> CPN	7	_	10	_	ns
22	Row Address Setup Time		<b>t</b> asr	0	_	0	_	ns
23	Row Address Hold Time		<b>t</b> rah	7	_	10	_	ns
24	Column Address Setup Time		<b>t</b> asc	0	_	0	_	ns
25	Column Address Hold Time		<b>t</b> cah	7	_	10	_	ns
26	Column Address Hold Time from RA	AS	<b>t</b> ar	18	_	24	_	ns
27	RAS to Column Address Delay Time	*13	<b>t</b> RAD	9	25	12	30	ns
28	Column Address to RAS Lead Time	)	<b>t</b> RAL	25	_	30	_	ns
29	Column Address to CAS Lead Time	)	<b>t</b> CAL	18	_	23	_	ns
30	Read Command Setup Time		trcs	0	_	0	_	ns
31	Read Command Hold Time Referenced to RAS	*14	<b>t</b> rrh	0	_	0	_	ns
32	Read Command Hold Time Referenced to CAS	*14	<b>t</b> RCH	0	_	0	_	ns
33	Write Command Setup Time	*15,20	twcs	0	_	0	_	ns
34	Write Command Hold Time		<b>t</b> cH	7	_	10	_	ns
35	Write Command Hold from RAS		twcr	18	_	24	_	ns


(Continued)


### (Continued)


No.	Parameter	Notes	Symbol		/16165B /50L		16165B /60L	Unit
				Min.	Max.	Min.	Max.	
36	WE Pulse Width		<b>t</b> wp	7	_	10	_	ns
37	Write Command to RAS Lead Time		<b>t</b> RWL	13	_	15	_	ns
38	Write Command to CAS Lead Time		tcwL	7	_	10	_	ns
39	DIN Setup Time		tos	0	_	0	_	ns
40	DIN Hold Time		tон	7	_	10	_	ns
41	Data Hold Time from RAS		<b>t</b> DHR	18	_	24		ns
42	RAS to WE Delay Time	*20	<b>t</b> RWD	65	_	77	_	ns
43	CAS to WE Delay Time	*20	tcwd	28	_	32	_	ns
44	Column Address to WE Delay Time	*20	<b>t</b> awd	40	_	47	_	ns
45	RAS Precharge Time to CAS Active Time (Refresh Cycles)		<b>t</b> rpc	5		5	_	ns
46	CAS Setup Time for CAS-before- RAS Refresh		<b>t</b> csr	0		0	_	ns
47	CAS Hold Time for CAS-before- RAS Refresh		<b>t</b> chr	10		10	_	ns
48	Access Time from OE	*9	<b>t</b> oea	_	13	_	15	ns
49	Output Buffer Turn Off Delay from OE	*10	<b>t</b> oez	_	13		15	ns
50	OE to RAS Lead Time for Valid Data		<b>t</b> oel	5	_	5	_	ns
51	OE to CAS Lead Time		<b>t</b> coL	5	_	5	_	ns
52	OE Hold Time Referenced to WE	*16	<b>t</b> oeh	5	_	5	_	ns
53	OE to Data In Delay Time		toed	13	_	15	_	ns
54	RAS to Data In Delay Time		trdd	13	_	15	_	ns
55	CAS to Data In Delay Time		tcdd	13	_	15	_	ns
56	DIN to CAS Delay Time	*17	<b>t</b> DZC	0		0	_	ns
57	DIN to OE Delay Time	*17	<b>t</b> dzo	0		0	_	ns
58	OE Precharge Time		<b>t</b> oep	5		5	_	ns
59	OE Hold Time Referenced to CAS		<b>t</b> oech	7		10	_	ns
60	WE Precharge Time		<b>t</b> wpz	5		5	_	ns
61	WE to Data In Delay Time		<b>t</b> wed	13		15	_	ns
62	Hyper Page Mode RAS Pulse Width		<b>t</b> rasp	_	100000	_	100000	ns
63	Hyper Page Mode Read/Write Cycle Time		<b>t</b> HPC	20		25	_	ns
64	Hyper Page Mode Read-Modify-Write Cycle Time		<b>t</b> HPRWC	59	_	69	_	ns
65	Access Time from CAS Precharge	*9,18	<b>t</b> CPA	_	30	_	35	ns
66	Hyper Page Mode CAS Precharge Tim	ie	<b>t</b> cP	7	_	10	_	ns
67	Hyper Page Mode RAS Hold Time from CAS Precharge		<b>t</b> RHCP	30	_	35	_	ns
68	Hyper Page Mode CAS Precharge to WE Delay Time	*20	<b>t</b> CPWD	45	_	52	_	ns


### Notes: \*1. Referenced to Vss.


- \*2. Icc depends on the output load conditions and cycle rates; the specified values are obtained with the output open. Icc depends on the number of address change as  $\overline{RAS} = V_{IL}$ ,  $\overline{UCAS} = V_{IH}$ ,  $\overline{LCAS} = V_{IH}$  and  $V_{IL} > -0.3 \text{ V}$ .
  - Icc1, Icc3, Icc4 and Icc5 are specified at one time of address change during  $\overline{RAS} = V_{IL}$  and  $\overline{UCAS} = V_{IH}$  Icc2 is specified during  $\overline{RAS} = V_{IH}$  and  $V_{IL} > -0.3$  V. Icc6 is measured on condition that all address signals are fixed steady state.
- \*3. An initial pause (RAS = CAS = V<sub>H</sub>) of 200 µs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- \*4. AC characteristics assume  $t_T = 2$  ns.
- \*5. Input voltage levels are 0 V and 3.0 V, and input reference levels are V<sub>IH</sub> (min) and V<sub>IL</sub> (max) for measuring timing of input signals. Also transition time(t<sub>T</sub>) is measured between V<sub>IH</sub> (min) and V<sub>IL</sub> (max). The output reference levels are V<sub>OH</sub> = 2.0 V and V<sub>OL</sub> = 0.8 V.
- \*6. Assumes that trco ≤ trco (max), trao ≤ trao (max). If trco is greater than the maximum recommended value shown in this table, trac will be increased by the amount that trco exceeds the value shown. Refer to Fig. 2 and 3
- \*7. If  $trcd \ge trcd$  (max),  $trad \ge trad$  (max), and  $tasc \ge taa tcac t\tau$ , access time is tcac.
- \*8. If trad  $\geq$  trad (max) and tasc  $\leq$  taa tcac t $_{\text{T}}$ , access time is taa.
- \*9. Measured with a load equivalent to one TTL loads and 100 pF.
- \*10. toff, toff, twez and toez are specified that output buffer change to high-impedance state.
- \*11. Operation within the tRCD (max) limit ensures that tRAD (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD (max) limit, access time is controlled exclusively by tCAD or tAA.
- \*12.  $t_{RCD}$  (min) =  $t_{RAH}$  (min) + 2  $t_{T}$  +  $t_{ASC}$  (min).
- \*13. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
- \*14. Either trrh or trch must be satisfied for a read cycle.
- \*15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- \*16. Assumes that twcs < twcs (min).
- \*17. Either tozc or tozo must be satisfied.
- \*18. tcpa is access time from the selection of a new column address (that is caused by changing UCAS and UCAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
- \*19. Assumes that CAS-before-RAS refresh.
- \*20. twos, towo, trwo, tawo and topwo are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twos ≥ twos (min), the cycle is an early write cycle and DQ pin will maintain high-impedance state throughout the entire cycle. If towo ≥ towo (min), trwo ≥ trwo (min), trwo ≥ trwo (min) and topwo ≥ topwo (min) the cycle is a read-modify-write cycle and data from the selectedd cell will appear at the DQ pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the DQ pin, and write operation can be executed by satisfying trwo, towo, track and toal specifications.
- \*21. The last CAS rising edge.
- \*22. The first CAS falling edge.












#### **DESCRIPTION**


The read-modify-write cycle is executed by changing WE from High to Low after the data appears on the DQ pins. In the read-modify-write cycle, OE must be changed from Low to High after the memory access time.




#### **DESCRIPTION**

The Hyper page mode of operation permits faster sucessive memory operations at multiple column locations of the same row address.

This operations is performed by strobing in the row address and maintaining RAS at a Low level and WE at a High level during all successive memory cycles in which the row address is latched. The address time is determined by tcac, taa, tcpa, or toea, whichever one is the latest in occurring.






#### **DESCRIPTION**

The hyper page mode of operation permits faster sucessive memory operations at multiple column locations of the same row address.

This operations is performed by strobing in the row address and maintaining RAS at a Low level and WE at a High level during all successive memory cycles in which the row address is latched. The address time is determined by tcac, taa, tcpa, or toea, whichever one is the latest in occurring.





During one cycle is achieved, the input/output timing apply the same manner as the former cycle.


"H" or "L" level (excluding Address and DQ)
"H" or "L" level, "H→L" or "L→H" transition (Address and DQ)


#### **DESCRIPTION**

The hyper page mode early write cycle is executed in the same manner as the hyper page mode read cycle except the states of WE and  $\overline{OE}$  are reversed. Data appearing on the  $\overline{DQ_0}$  and  $\overline{DQ_0}$  pins is latched on the falling edge of  $\overline{LCAS}$  and one appearing on the  $\overline{DQ_0}$  to  $\overline{DQ_0}$  is latchedon the falling edge of  $\overline{UCAS}$  and the data is written into the memory. During the hyper page mode early write cycle, including the delayed  $\overline{OE}$  write and read-modify-write cycles, tcwL must be satisfied.










Referesh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 4,096 row addresses every 65.6-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.


RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.



CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If LCAS or UCAS is held Low for the specified setup time (tcsR) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operating automatically occurs and the refresh address counter is internally


incremented in preparation for the next CAS-before-RAS refresh operation.

DESCRIPTION



### **DESCRIPTION**

A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of ICAS or ICAS and cycling RAS. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have CAS-before-RAS refresh capability.



DESCRIPTION

A special timing sequence using the  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh counter test cycle provides a convenient method to verify the function of  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle  $\overline{\text{CAS}}$  makes a transition from High to Low while  $\overline{\text{RAS}}$  is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A<sub>0</sub> through A<sub>11</sub> are defined by the on-chip refresh counter. Column Address: Bits A<sub>0</sub> through A<sub>7</sub> are defined by latching levels on A<sub>0</sub> to A<sub>7</sub> at the second falling edge of CAS.


The CAS-before-RAS Counter Test procedure is as follows;

- 1) Initialize the internal refresh address counter by using 8 RAS-only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 4,096 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CASbefore-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 4,096 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 4,096 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

### (At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB81V161	65B-50/50L	MB81V161	Unit	
NO.	Parameter		Min.	Max.	Min.	Max.	Offic
69	Access Time for CAS	<b>t</b> FCAC	_	45	_	50	ns
70	Column Address Hold Time	<b>t</b> FCAH	35	_	35	_	ns
71	CAS to WE Delay Time	<b>t</b> FCWD	63	_	70	_	ns
72	CAS Pulse Width	<b>t</b> FCAS	45	_	50	_	ns
73	RAS Hold Time	<b>t</b> FRSH	45	_	50	_	ns

**Note:** Assumes that CAS-before-RAS refresh counter test cycle only.



### (At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB81V16	165B-50L	MB81V16	Unit	
	Parameter		Min.	Max.	Min.	Max.	Unit
74	RAS Pulse Width	trass	100	_	100	_	μs
75	RAS Precharge Time	<b>t</b> RPS	84	_	104	_	ns
76	CAS Hold Time	<b>t</b> chs	-50	_	-50	_	ns

#### DESCRIPTION

Note: Assumes Self Refresh cycle only.

The self refresh cycle provides a refresh operation without external clock and external Address. Self refresh control circuit on chip is operated in the self refresh cycle and refresh operation can be automatically executed using internal refresh address counter.

If CAS goes to "L" before RAS goes to "L" (CBR) and the condition of CAS "L" and RAS "L" is kept for term of treas (more than 100 μs), the device can enter the self refresh cycle. Following that, refresh operation is automatically executed at fixed intervals using internal refresh address counter during "RAS=L" and "CAS=L".


Exit from self refresh cycle is performed by toggling RAS and CAS to "H" with specified tons min.. In this time, RAS must be kept "H" with specified tons min..

Using self refresh mode, data can be retained without external CAS signal during system is in standby.

#### Restriction for Self Refresh operation;


For self refresh operation, the notice below must be considered.

- In the case that distributed CBR refresh are operated between read/write cycles
   Self Refresh cycles can be executed without special rule if 4,096 cycles of distributed CBR refresh are executed within tree max.
- 2) In the case that burst CBR refresh or distributed/burst RAS only refresh are operated between read/write cycles 4,096 times of burst CBR refresh or 4,096 times of burst RAS only refresh must be executed before and after Self Refresh cycles.




\* Read/Write operation can be performed non refresh time within this or time

### **■ PACKAGE DIMENSIONS**



### (Continued)



### **FUJITSU LIMITED**

For further information please contact:

### Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

### **North and South America**

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

#### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

### Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9712

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.